International journal of Engineering Research-Online A Peer Reviewed International Journal Articles available onlne <u>http://www.ijoer.in</u>

Vol.1., Issue.2., 2013

RESEARCH ARTICLE



ISSN: 2321-7758

# IMROVEMENT OF QUALITY OF POWER BY USING FUZZY LOGIC CONTROLLER OF DSTATCOM WITH REDUCED DC LINK VOLTAGE RATING FOR LOAD COMPENSATION UNDER NONSTIFF SOURCE CONDITION

### M. MAHESHKUMAR<sup>1</sup>, G.NAGARAJU<sup>2</sup>

P.G student, Narasaraopet engineering college, Narasaraopet, A.P., India Assistant Professor, Department of EEE, Narasaraopet engineering college, Narasaraopet, A.P., India

Article Received: 30/08/2013

Article Revised on: 09/09/2013

Article Accepted on:11/09/2013



M. MAHESHKUMAR



G.NAGARAJU

ABSTRACT – Due to the presence of nonlinear loads the quality of power have been distorted to improve the quality of power on of the shunt active filter have been introduced i.e. dstatcom. In dstatcom there will be mainly two topologies have been proposed they are proposed topology and hybrid topology. In the proposed topology of dstatcom will having the high average switching frequency and high switching losses and also THD present in the terminal voltages and source currents are high and also the voltage across the inductor will be high it causes the rate of rise of current and it causes the average switching frequency and average switching losses will be high so as to overcome these problems we can introducing the hybrid topology. In this project, hybrid topology for DSTATCOM applications with nonstiffsource is proposed. Non stiff source means the distribution substation can be taken as a remote area the distance between the remote area to load will be larger distance and large amount of feeder impedance will present the source will be known as nonstiff source. The hybrid topology enables DSTATCOM to have a reduced dc-link voltage without compromising the compensation capability they are proposed and hybrid topologies there will be mainly two capacitors have been used in hybrid topology. The two capacitors namely shunt and series capacitors. It uses a series capacitor along with the interfacing inductor and a shunt filter capacitor. With the reduction in dc-link voltage, the average switching frequency of the insulated gate bipolar transistor switches of the DSTATCOM is also reduced. Consequently, the switching losses in the inverter are reduced by using the shunt capacitor. Finally we can carried out the simulation study of proposed and hybrid topologies and also fuzzy logic controller of DSTATCOM. By using the fuzzy logic controller of dstatcom we can frother reducing the THD present in the source currents and terminal voltages.

Keywords

Dc-link voltage, distribution static compensator (DSTATCOM), Hysteresis current controller Conventional topology hybrid topology, nonstiff source, Average switching frequency, Reactive power.

#### INTRODUCTION

Due to the presence of power electronics devices, nonlinear loads, and unbalanced loads has degraded the power quality in the power distribution network [2]. To improve the quality of power shunt active filters have been proposed [3]-[5]. The distribution static compensator (DSTATCOM) is a shunt active filter, which injects currents into the point of common coupling (PCC) (the common point where load, source, and DSTATCOM connected) such that the harmonic filtering, power factor correction, and load balancing can be achieved. In practice, the load is remote from the distribution substation and is associated with feeder impedance. In the presence of feeder impedance, the inverter switching's distorted both the PCC voltage and the source currents. In this situation, the source is termed as nonstiff. If the same control algorithm for the stiff sources is used for the nonstiff sources, the reference currents generated will be erroneous; the load compensation using state feedback control of DSTATCOM with shunt filter with shunt filter capacitor gives, however, better results [6]-[7]. The state feedback control of the shunt filter capacitor eliminates the switching frequency components in the terminal voltages and source currents. The compensation performance of any active filter depends on the voltage rating of dc-link capacitor [8]. In general; the dc-link voltage has much higher value than the peak value of the line-to-neutral voltages. This is done in order to ensure a proper compensation at the peak of the source voltage. In [9], the authors discuss the current distortion limit and loss of control limit, which states that the dclink voltage should be greater than or equal to  $\sqrt{6}$ times the phase voltage of the system for distortionfree compensation. When the dc-link voltage is less than this limit, there is insufficient resultant voltage to drive the currents through the inductances so as to track the reference currents. Reference value of the dc-bus capacitor voltage mainly depends upon the requirement of reactive power compensation of the active power filter [10]-[11]. The primary condition for reactive power compensation is that the magnitude of reference dc-bus capacitor voltage should be higher than the peak of source voltage at the PCC [12]. Due to these criteria, many researchers have used a higher value of dc capacitor voltage based on their applications [13]-[18].

With the high value of dc link capacitor, the voltage source inverter (VSI) becomes bulky and the switches used in the VSI also need to be rated for higher value of voltage and current. This, in turn, increases the entire cost and size of the VSI. A few attempts have been made in the literature to reduce the dclink voltage storage capacity. In [19] and [20], a hybrid filter

has been discussed for motor drive applications. The filter is connected in parallel with diode rectifier and tuned at seventh harmonic frequency. Although an elegant work, the design is specific to the motor drive application and the reactive power compensation is not considered, which is an important aspect in DSTATCOM applications. In this paper, a new DSTATCOM topology with reduced dclink voltage is proposed. The topology consists of two capacitors: one is in series with the interfacing inductor of the active filter and the other is in shunt with the active filter.

# CONVENTIONAL AND PROPOSED TOPOLOGIES OF DSTATCOM

In this section, the conventional and proposed topologies of the DSTATCOM are discussed in detail. Fig. 1 shows the power circuit of the neutral clamped VSI topology-based DSTATCOM which is considered the conventional topology in this study. Even though this topology requires two dc storage devices, each leg of the VSI can be controlled independently and tracking is smooth with less number of switches when compared to other VSI topologies. In this figure  $v_{sa}$ ,  $v_{sb}$  and  $v_{sc}$  are source voltages of phases a, b and c, respectively. Similarly,  $v_{ta}$   $v_{tb}$  and  $v_{tc}$  are the terminal voltages at the PCC. The source currents in three phases are represented by  $_{\mbox{\scriptsize isa}\ ,\ \mbox{\scriptsize isb}}$  , and  $_{\mbox{\scriptsize isc}}$  and load currents  $% (x_{\mbox{\scriptsize isb}})^{-1}(x_{\mbox{\scriptsize isb}})$ represented by  $i_{la}$ ,  $i_{lb}$  and  $i_{lc}$ . The shunt active filter currents are denoted by  $i_{fa}$ ,  $i_{fb}$  and  $i_{fc}$  and io represents the current in the neutral leg. Ls and Rs represent the feeder inductance and resistance, respectively. The interfacing inductance and resistance are represented by Lf and Rf , respectively. The load constituted of both linear and nonlinear loads are as shown in this figure. The dclink capacitors and voltages across them represented by Cdc1 = Cdc2 = Cdc and Vdc1 = Vdc2 =Vdc, respectively. The current through the dc link is represented by the *i*dc. In this topology, the voltage across each dc-link capacitance is chosen as 1.6 times the peak value of the source voltages.

Fig. 2 shows the equivalent circuit of the proposed neutral clamped VSI topology-based DSTATCOM. It is a combination of the conventional DSTATCOM topology with a capacitor cfin series with the interfacing shunt branch of the active filter and a capacitor Csh in shunt with the active filter. This topology is referred to as hybrid topology. The passive capacitor  $c_f$  has the capability to supply a part of the reactive power required by the load, and the active filter will compensate the balance reactive power and the harmonics present in the load. The addition of capacitor in series with the interfacing inductor of the conventional topology will significantly reduce the dc-link voltage requirement and consequently reduces the average switching frequency of the switches. This concept will be illustrated with analytic description in the following section. The shunt capacitor csh largely eliminates the switching frequency components of the VSI in the terminal voltages and source currents using state feedback control. The design of the series capacitor  $c_f$  and the shunt capacitor  $c_{sh}$  have significant effect on the performance of the compensator.



Fig. 1. Equivalent circuit of the neutral clamped VSI topology-based DSTATCOM





II (A). Design of Shunt Capacitor Csh for the Proposed (or) hybrid VSI topology

In the presence of the feeder impedance, i.e., nonstiff source in the system, the terminal voltages are distorted due to unbalance and nonlinear load currents. Thus, these voltages as such can no longer be used to generate the reference quantities. In order to improve the performance, positivesequence voltages at the terminal are extracted power-invariant instantaneous using the symmetrical transformation and are used for generating the reference currents. However, the terminal voltages are still contaminated with the inverter switching frequency components. These switching frequency components can be eliminated by providing a low impedance path using a filter capacitor Csh, connected in shunt at the PCC in each phase as shown in Fig. 2. While designing the shunt capacitor, it should be ensured that the feeder reactance Ls and the shunt capacitor Csh do not resonate at the fundamental frequency. If the filter capacitor resonates with the feeder reactance at a frequency  $\omega r$ , then we get

$$C_{shr} = \frac{1}{wr^2} \frac{1}{l_s} (!)$$

When  $\omega r$  is equal to fundamental frequency  $w_o$  the aforementioned capacitance is denoted as  $c_{sho}$ . Since resonance between the feeder reactance and shunt filter capacitor should be avoided at fundamental frequency, *C*sh should not be near to  $c_{sho}$ . If *C*sh is very large, the impedance between the PCC and ground becomes very small and results in high filter currents, which will, in turn, increase the source currents, so  $c_{sho} > c_{sho}$  is not valid. Thus, Csh is chosen as 50  $\mu$ F at 50 Hz as fundamental frequency for feeder impedance Ls = 0.01 H. A straightforward insertion of the shunt passive capacitor at the PCC may lead to stability issues and also with the increase in the capacitance value, the source currents and terminal voltages increase. The use of state feedback is one option to solve the problem, which is explained in the next section to simultaneously force the terminal voltage and the source current to be sinusoidal [24].

II (B). Design of Series Capacitor Cf for the Proposed (or) hybrid VSI topology

The fundamental filter current drawn by the shunt filter capacitor is neglected while designing the series capacitor value. This is because the impedance between the PCC and ground becomes very high when Csh is chosen much smaller than c<sub>sho</sub> at fundamental frequency, and thus, the fundamental current drawn by the shunt capacitor is negligible. The design of the cfdepends upon the value to which the dc-link voltage is reduced. In general, loads with only nonlinear components of currents are very rare, and most of the electrical loads are combination of the linear inductive and nonlinear loads. Under these conditions, the proposed hybrid topology will work efficiently. The design of the value of  $c_f$  is carried out at the maximum load current, i.e., with the minimum load impedance to ensure that the designed will perform satisfactorily at all other loading conditions. If smaxis the maximum kVA rating of a system and  $v_{base}$  the base voltage of the system, then the minimum impedance in the system is given as

$$z_{\min} = \frac{v_{base^{\perp}}}{s_{max}} = \eta_{+jx_l}$$
(2)

In order to achieve the unity power factor, the shunt filter current needs to supply the required load reactive current, i.e., the imaginary part of the filter current should be equal to the imaginary part of the load current. The filter current and load current in a particular phase are given as follows:

$$i_{filter} = \frac{v_{inv1-v_{f1}}}{r_{f+j}(x_{lf-x_{cf}})}$$
(2)  
$$i_{load} = \frac{v_{t1}}{(r_{f+j}x_{f})}$$
(3)

Where Vinv1 and Vt1 are the line-to-neutral rms voltage of the inverter and the PCC voltage at the fundamental frequency, respectively. The fundamental component of inverter voltage in Terms of dc-link voltage is given as follows.

$$v_{inv1=\frac{0.612 v_{dc}}{\sqrt{3}}}$$
 (4)

### **DESIGN OF VSI PARAMETERS**

The parameters of the VSI need to be designed carefully for better tracking performance. The most important parameters that need to be taken into consideration while designing conventional VSI are dc-link voltage  $v_{dc}$  dc storage capacitor

 $c_{dc}$  Interfacing inductance $L_f$ , and switching frequency  $f_{sw}$ . A detailed design procedure of VSI parameters is given in [23]; based on the following equations, the parameters of the conventional VSI topology are chosen.

The dc-link capacitor value is given by

$${}^{C}dc = \frac{(2X - X/2)nT}{(1.5 V_{m}^{2}) - (1.4 V_{m}^{2})}$$

Where Vm is the peak value of the source voltage, X is the kVA rating of the system, n is the number of cycles, and T is the time period of each cycle. The interfacing inductance is given by

(5)

$$L_{f=\frac{1.6V_{m}}{4hf_{swmax}}}(6)$$
  
Where  $h = \sqrt{\frac{K_{1(2m^{2}-1)}}{K_{2}4m^{2}}} f_{swmax}(7)$ 

Where  $k_1$  and  $k_2$  are proportionality constants, fswmax is the maximum switching frequency of the switch, fswmin is minimum switching frequency of the switch, and *m* is given by

$$m = \frac{1}{\sqrt{1 - f_{swmin/f_{swmax}}}}(8)$$

As mentioned earlier, the dc-link voltage reference  $(V_{dcref})$  of the conventional VSI topology has been taken as 1.6 Vm for each capacitor [21], [22]. Consider a three-phase system with 230-V line-to-neutral voltage. The hysteresis band h is taken as 0.5 A. From (2), the interfacing inductance  $L_f$  is computed to be 26 mH. The base kVA rating of the system is taken as 15 kVA. Using (5),  $c_{dc}$  is computed and found to be 3300  $\mu$ F. The system parameters are given in Table I for the conventional VSI topology.

IV. GENERATION OF REFERENCE COMPENSATOR CURRENTS UNDER UNBALANCED AND DISTORTED VOLTAGES

In this paper, the reference currents are generated using instantaneous symmetrical component theory [30] and are given as

$$i_{fa}^{*} = \frac{v_{ta+\gamma(v_{tb}-v_{tc})}}{\Delta} \left( p_{loss+p_{avg}} \right) (9)$$

$$i_{fb}^{*} = \frac{v_{tb+\gamma(v_{tc}-v_{ta})}}{\Delta} \left( p_{loss+p_{avg}} \right) (10)$$

$$i_{fc}^{*} = \frac{v_{tc+\gamma(v_{ta-v_{tb}})}}{\Delta} \left( p_{loss+p_{avg}} \right) (11)$$

Where  $\Delta = \sum_{j=a,b,c} v_{tj}^{2}$  (12)

 $\gamma = \tan \varphi$  (13)

Here,  $p_{lavg}$  is the average load power,  $p_{lass}$  denotes the switching losses and ohmic losses in actual compensator and it is generated using a capacitor voltage PI controller. The term Plavg is obtained using a moving average filter of one cycle window of time T in seconds. The term  $\phi$  is the desired phase angle between the source voltage and current. In this paper, the load currents are unbalanced and distorted; these currents flow through the feeder impedance and make the voltage at PCC unbalanced and distorted. However, if the voltages are unbalanced and distorted, it is not possible to get balanced and sinusoidal currents after compensation. To remove this limitation of the algorithm, fundamental positive sequence voltages  $v_{ta}^+$ ,  $v_{tb}^+$ ,  $v_{tc}^+$  of the distorted terminal voltages are extracted. Now the voltages  $v_{ta}, v_{tb}, v_{tc}$  are replaced by  $v_{ta}^+$ ,  $v_{tb}^+$ ,  $v_{tc}^+$  now the expressions of the filter current equations are becomes

$$i_{fa}^{*} = i_{la-} i_{sa}^{*} = \frac{v_{ta}^{+} + \gamma(v_{tb}^{+} - v_{tc}^{+})}{\Delta^{+}} \Big( p_{loss} + i_{fb}^{*} = i_{lb-} i_{sb}^{*} \\ = \frac{v_{tb}^{+} + \gamma(v_{tc}^{+} - v_{ta}^{+})}{\Delta^{+}} \Big( p_{loss} + p_{avg} \Big)$$
(15)  
$$i_{t}^{*} = i_{t} - i_{t}^{*}$$

$$= \frac{v_{tc} + \gamma(v_{ta} + v_{tb})}{\Delta^{+}} \left( p_{loss + p_{avg}} \right)$$
(16)  
Where  $\Delta^{+} = \sum_{j=a,b,c} v_{tj}^{2}$ (17)

 $\gamma = \tan \varphi$  (18)

The aforementioned algorithm gives balanced source currents after compensation irrespective of

unbalanced and distorted supply. The positivesequence voltages that are extracted from the terminal voltages vta, vtb, and vtc are the reference filter capacitor voltages and are denoted by  $v_{sha}^{*}$ ,  $v_{shb}^{*}$  and  $v_{shc}^{*}$ . The reference filter capacitors currents are computed using these reference voltages and are given as follows:

$$i_{sha}$$
  $v_{sha}$   
 $i_{shb} = \omega c_{she} i_{90} = v_{shb}$  (19)  
 $i_{shc}$   $v_{shc}$ 

Once the reference quantities zref and the actual state vectors z are obtained from the measurements, the control signal for each phase is then computed using the reference and actual state vectors in the respective phases with the appropriate control gain *K*. The switching commands for the VSI switches are generated using the hysteresis band current control method. Hysteresis current controller schemes are based on a feedback loop, generally with two-level comparators.

Unlike the predictive controllers, the hysteresis controller has the advantage of peakcurrent-limiting capacity apart from in addition to other merits such as extremely good dynamic performance, simplicity in implementation, and independence from load parameter variations. The disadvantage with this hysteresis method is that the converter switching frequency is highly dependent on the ac voltage and varies with it. The switching signals generated for the VSI are as follows:

u = hys (-K (z - zref)).

If  $h \ge \lim$  then hys (h) = -1, bottom switch is turned ON, whereas top switch is turned OFF (Sa = 0,  $s_a^{1}$ = 1).

If  $h \le \lim_{a \to a} h$  then hys (h) = 1, top switch is turned ON, where as bottom switch is turned OFF (Sa = 1,  $s_a^{1}$  = 0).

The control circuitry is simple for both topologies because only three switching commands are to be generated. These three signals along with the complementary signals will control all the switches of the inverter.

V. SIMULATION RESULTS & TABLES

The same system parameters that are given Table I with Csh = 50  $\mu$ F and Cf = 65  $\mu$ F are used in MATLAB simulation. The simulation results for both the

### International journal of Engineering Research-Online A Peer Reviewed International Journal Articles available onlne http://www.ijoer.in

conventional topology and the proposed topology are presented in this section for better understanding and comparison between both the topologies. The load currents and terminal (PCC) voltages before compensation are shown in Fig 3 & 4. The load currents are unbalanced and distorted; the terminal voltages are also unbalanced and distorted because these load currents flow through the large amount of feeder impedance flowing in the system. Due to presence of nonlinear loads load currents will be unbalanced and distorted and also these will cause the source currents and terminal voltages will also unbalanced and distorted and will cause large amount of feeder impedance present in system.





Fig.5, 6, 7, 8, 9 gives the simulation results of the DSTATCOM using the conventional VSI topology. The source currents after compensation are balanced and sinusoidal as shown in Fig5. These currents still contain the switching frequency of the inverter. The dc-link voltages across the top and bottom dc-link

capacitors are shown in Figs. 6, 7 using PI controller, the voltage across both capacitors are maintained constant to the reference value of 520 V as shown in the figure. The voltage across the interfacing inductor in phase-a is shown in Fig8. The peak-topeak voltage across the inductor is 820 V. The terminal voltages contain the switching frequency components of the inverter and are shown in Fig9.



Fig5. Source currents after compensation in conventional topology of dstatcom



Fig6. Dc capacitor voltage waveforms at top side in conventional topology of dstatcom



Fig7. Dc capacitor voltage waveforms at bottom side in conventional topology of dstatcom



Fig8. Voltage across the inductor in phase-a in conventional topology of dstatcom



Fig9.Terminal voltages after compensation in conventional topology of dstatcom

Fig. 10, 11, 12, 13 gives the simulation results with the proposed (or) hybrid topology. The value of the capacitor Cf *in* the active filter branch is chosen to be 65  $\mu$ F and the reference dc-link voltage is 300 V for each capacitor as discussed earlier. The shunt capacitor *C*sh is taken as 50  $\mu$ F. The voltage across the capacitor in phase-*a* (vcf *a*) is shown in Fig.10&11. This figure also shows the phase-*a* terminal voltage vta and the voltage across the top dc storage capacitor *V*dc1. From the figure, it is clear that the voltage across the capacitor is in phase opposition to the terminal voltage. The reason beyond showing phase-*a* capacitor voltage is that the design of the reference dc-link voltage is based on phase-*a* filter current, which has the maximum filter current among the three phases. The source currents after compensation using proposed topology are shown in Fig.12. The compensator currents are displayed in Fig.5 which are identical to the currents using the conventional topology. The dc-link voltages across the top and bottom dc-link capacitors are

Shown in Fig10&11. The terminal voltage waveform after the compensation in hybrid topology is shown in fig.14. The voltage across the inductor is shown in Fig.13. The peak-to-peak voltage is 630 V, which is far lower than the voltage across the inductor using the conventional topology. As the voltage across the inductor is high in case of the conventional topology, the rate of rise of filter current dif /dt will be higher than that of the proposed topology. This will allow the filter current to hit the hysteresis boundaries at a faster rate and increases the switching, whereas in proposed hybrid topology, the number of switching does will be less. Thus, the average switching frequency of the switches in the proposed topology will be less as compared to the conventional topology.

Since the average switching is less, the switching loss will also decrease in the proposed topology. One more advantage of having less voltage across the inductor is that the hysteresis band violation will less. This will improve the quality of be compensation and total harmonic distortion (THD) will be less in the proposed topology. The terminal voltages after compensations in hybrid topology are shown in Fig.11, which are free from the switching frequency components of the inverter. The THD of the source currents and terminal voltages before and after compensation in all the three phases are given in table II and table III shows the THD of source currents and terminal voltages of hybrid dstatcom topology and fuzzy logic controller of dstatcom.

The following figs 15 &16 show the source currents and terminal voltages of fuzzy logic controller of dstatcom. From this we can observe that the THD present in the terminal voltage and the source current are further reduced when compared to hybrid topology of dstatcom. The voltage across the

### Vol.1., Issue.2., 2013

# International journal of Engineering Research-Online A Peer Reviewed International Journal Articles available onlne http://www.ijoer.in

inductor in phase-a as shown in fig17.From this we can observe that the rate of rise of current is to be less when compared to the hybrid topology of dstatcom. From this we can observe that the average switching losses will be less when compared to the hybrid topology of dstatcom. By using the fuzzy logic controller of dstatcom we can overcome the problems occurred in hybrid (or) proposed topology.



Fig10. Dc capacitor voltage waveform at bottom side in hybrid topology.



Fig11. Dc capacitor voltage waveform at lower side in hybrid topology.



Fig12. Terminal current after the compensation in hybrid topology



Fig13. Voltage across the inductor in phase-a in hybrid topology.





# International journal of Engineering Research-Online A Peer Reviewed International Journal Articles available onlne <u>http://www.ijoer.in</u>



Fig15.Terminal voltage waveform of fuzzy logic controller of dstatcom



Fig16.Terminal current waveform of fuzzy logic controller of dstatcom



Fig17.The voltage across the inductor in phase-a of fuzzy logic controller of dstatcom

### Table I : System parameters

Table F. System parameters			
System Quantities	Values		
System voltages	230 V (line to neutral), 50 Hz		
Feeder impedance	$Z_s = 1 + j3.141 \ \Omega$		
Linear load	$Z_{la} = 34 + j47.5 \ \Omega,$		
	$Z_{lb} = 81 + j39.6 \ \Omega,$		
	$Z_{lc} = 31.5 + j70.9 \ \Omega$		
Nonlinear load	Three phase full bridge rectifier load		
	feeding a R-L load of 150 Ω-300 mH		
VSI parameters	$C_{dc}$ =3300 $\mu$ F, $V_{dcref}$ = 1.6 $V_m$ = 520 V,		
	$L_f$ = 26 mH, $R_f$ = 0.1 $\Omega$		
PI controller gains	$K_p=2, K_i=0.5$		
Hysteresis band (h)	± 0.5 A		

TABLE II: THD OF SORCE CURRENTS AND TERMINAL VOLTAGES OF CONVENTIONAL AND HYBRID TOPOLOGY

THD (%)	CONVENTION	AL	HYBRID
	TOLOGY V	NITH	TOPOLOGY
	DSTATCOM		WITH
			DSTATCOM
i <sub>sa</sub>	1.48		0.60
i <sub>sb</sub>	1.60		0.69
i <sub>sc</sub>	1.92		1.31
v <sub>sa</sub>	3.5		0.24
$v_{sb}$	4.04		0.27
Vsc	3.49		0.93

TABLE III: THD OF SOURCE CURRENTS OF AND TERMINAL VOLTAGES

THD (%)	HYBRID	FUZZY LOGIC	
	TOLOGY	CONTROLLER	
	WITH	WITH	
	DSTATCOM	DSTATCOM	
i <sub>sa</sub>	0.60	0.00	
i <sub>sb</sub>	0.69	0.00	
i <sub>sc</sub>	1.31	0.00	
v <sub>sa</sub>	0.24	0.00	
$v_{sb}$	0.27	0.00	
Vsc	0.93	0.00	

### CONCLUSION

Finally we can concluded that the proposed (OR) hybrid topology has less average switching frequency, less THDs in the source currents and terminal voltages with reduced dc-link voltage as compared to conventional topology And also by using the Fuzzy logic controller with dstatcom we can reduce the THD in source currents and terminal voltages are further reduced as to compared to the hybrid (OR) proposed topology.

### Acknowledgement

I am very thankful to Narasaraopet engineering college which provided me excellent lab facilities for completion of my project.

### REFERENCES

- Srinivas Bhaskar Karanki, Nagesh Geddada, Student Member, IEEE Mahesh K. Mishra, Senior Member, IEEE,B. Kalyan Kumar, Member, IEEE.
- [2]. M. Bollen, Understanding Power Quality Problems: Voltage Sags and Interruptions. New York: IEEE Press, 1999.
- [3]. Y. Pal, A. Swarup, and B. Singh, "A review of compensating type custom power devices for power quality improvement," in Proc. Joint Int. Conf. Power Syst. Technol. IEEE Power India Conf., 2008, pp. 1–8.
- [4]. H. Fujita and H. Akagi, "The unified power quality conditioner: The integration of series and shunt active filters," IEEE Trans. Power Electron., vol. 13, no. 2, pp. 315–322, Mar. 1998.
- [5]. BuSahoo and T. Thyagarajan, "Modeling of facts and custom power devices in distribution network to improve power quality," in Proc. Int. Conf. Power Syst., 2009, pp. 1–7.
- [6]. M. K. Mishra, A. Ghosh, and A. Joshi, "Load compensation for systems with non-stiff

source using state feedback," Electr. Power Syst. Res., vol. 67, no. 1, pp. 35–44, 2003.

- [7]. Ghosh and G. Ledwich, "Load compensating DSTATCOM in weak ac systems," IEEE Trans. Power Del.,, vol. 18, no. 4, pp. 1302–1309, Oct.2003.
- [8]. S. V. R. Kumar and S. S. Nagaraju, "Simulation of DSTATCOM and DVR in Power Systems," ARPN J. Eng. Appl. Sci., vol. 2, no. 3, pp. 7–13, 2007.
- [9]. B. T. Ooi, J. C. Salmon, J. W. Dixon, and A. B. Kulkarni, "A three phase controlled-current PWM converter with leading power factor," IEEE Trans. Ind. Appl., vol. IA-23, no. 1, pp. 78–84, Jan. 1987.
- [10]. B. Singh, P. Rastgoufard, B. Singh, A. Chandra, and K. Al Haddad, "Design, simulation and implementation of three pole/four-pole topologies for active filters," IEEE Proc., Electr. Power Appl., vol. 151, no. 4, pp. 467 476, 2004.
- [11]. Y. Ye, M. Kazerani, and V. Quintana, "Modeling, control and implementation of three-phase PWM converters," IEEE Trans. Power Electron., vol. 18, no. 3, pp. 857–864, May 2003.
- [12]. G. S. Perantzakis, F. H. Xepapas, and S. N. Manias, "A novel four-level Voltage source inverter—Influence of switching strategies on the distribution of power losses," IEEE Trans. Power Electron., vol. 22, no. 1, pp. 149–159, Jan. 2007.
- [13]. M. Routimo, M. Salo, and H. Tuusa, "Comparison of voltage-source and Currentsource shunt active power filters," IEEE Trans. Power Electron. vol. 22, no. 2, pp. 636–643, Mar. 2007.
- [14]. C.-M. Ho and H.-H. Chung, "Implementation and performance evaluation of a fast dynamic control scheme for capacitor-supported interline DVR," IEEE Trans. Power Electron., vol. 25, no. 8, pp. 1975–1988, Aug. 2010.

- [15]. J. Liang, T. Green, C. Feng, and G. Weiss, "Increasing voltage utilization in split-link four-wire inverters," IEEE Trans. Power Electron., vol. 24, no. 6, pp. 1562–1569, Jun.
- [16]. V. George and Mahesh K. Mishra, "Design and analysis of user-defined constant switching frequency current-control-based four-leg dstatcom," IEEE Trans. Power Electron., vol. 24, no. 9, pp. 2148–2158, Sep. 2009.
- [17]. Y.-M. Chen, H.-C. Wu, Y.-C. Chen, K.-Y. Lee and S.-S. Shyu, "The ac line current regulation strategy for the grid-connected PV system," IEEE Trans. Power Electron. vol. 25, no. 1, pp. 209–218, Jan. 2010.
- [18]. H. Akagi, "Trends in power electronics and motor drives," in *Proc.* 5<sup>th</sup> Int. Conf. Power Electron. *Drive Syst.*, 2003, vol. 1, pp. 1–7.
- [19]. H. Akagi and R. Kondo, "A transformer less hybrid active filter using a three-level pulse width modulation (PWM) converter for a medium voltage motor drive," IEEE Trans. Power Electron., vol. 25, no. 6, pp. 1365– 1374, Jun. 2010.
- [20]. V. George and Mahesh K. Mishra, "DSTATCOM topologies for three phase high power applications," Int. J. Power Electron., vol. 2, no. 2, pp. 107–124, 2010.
- [21]. M. K. Mishra and K. Karthikeyan, "Design and analysis of voltage source inverter for active compensators to compensate unbalanced and non-linear loads," in Proc. Int. Power Eng. Conf., 2007, pp. 649–654.
- [22]. U. K. Rao, M. K. Mishra, and A. Ghosh, "Control strategies for load compensation using instantaneous symmetrical component theory under different supply voltages," IEEE Trans. Power Del., vol. 23, no. 4, pp. 2310– 2317, Oct. 2008.

- [23]. T. Al Chaer, J.-P. Gaubert, L. Rambault, and M. Najjar, "Linear feedback control of a parallel active harmonic conditioner in power systems," IEEE Trans. Power Electron., vol. 24, no. 3, pp. 641–653, Mar. 2009.
- [24]. N. Mohan, T. M. Undeland, and W. Robbins, Power Electronics: Converters, Applications, and Design. New York: Wiley, 2003.
- [25]. S. B. Karanki,M.K.Mishra, and B.Kumar, "Particle swarm optimization based feedback controller for unified power-quality conditioner," IEEE Trans. Power Del., vol. 25, no. 4, pp. 2814–2824, Oct. 2010.
- [26]. P. Mitra and G. Venayagamoorthy, "An adaptive control strategy for DSTATCOM applications in an electric ship power system," IEEE Trans. Power Electron., vol. 25, no. 1, pp. 95–104, Jan. 2010.
- [27]. Y. Shi and R. Eberhart, "Empirical study of particle swarm optimization," in Proc. Congr. Evol. Comput, 1999, pp. 1945–1950.
- [28]. J. Kennedy and R. Eberhart, "Particle swarm optimization," in Proc. IEEE Int. Conf. Neural Newton., 1995, vol. 4, pp. 1942–1948.
- [29]. A. Ghosh and A. Joshi, "A new approach to load balancing and power factor correction in power distribution system," IEEE Trans. Power Del., vol. 15, no. 1, pp. 417–422, Jan. 2000.
- [30]. D. M. Brod and D.W. Novotny, "Current control of VSI-PWM inverters," IEEE Trans. Ind. Appl., vol. IA-21, no. 3, pp. 562–570, May 1985.