

RESEARCH ARTICLE



ISSN: 2321-7758

## High Gain Low Power GPS RF Frontend LNA Design and Optimization Using 0.18 $\mu$ m CMOS

NIRAV D. PATEL<sup>1</sup>, Prof. HASMUKH KORINGA<sup>2</sup>, Prof. DEEPAK PARASHAR<sup>3</sup>

<sup>1</sup>Electronics and Communication Department, G.H.Patel College Of Engineering & Technology, Vallabh Vidhyanagar, India

<sup>2</sup>Electronics and Communication Department, Government Engineering College Rajkot, Rajkot, India

<sup>3</sup>Electronics and Communication Department, G.H.Patel College Of Engineering & Technology, Vallabh Vidhyanagar, India

Article Received: 30/04/2015

Article Revised on:06/05/2015

Article Accepted on:10/05/2015



NIRAV D. PATEL

### ABSTRACT

The design of a Low Noise Amplifier (LNA) in Radio Frequency (RF) circuit requires the trade-off many importance characteristics such as gain, Noise Figure (NF), stability, power consumption and complexity. In this paper the aim is to design and simulate a single stage LNA circuit with high gain and low noise using MOSFET (NMOS) for frequency 1.575 GHz. A single ended LNA has successfully designed with High forward gain and Low noise figure at the frequency of 1.575 GHz.

Key Words— Low Noise Amplifier, Noise Figure, Gain, CMOS, GPS Frequency.

©KY Publications

### I. INTRODUCTION

Communication technology is moving toward a major mile one. The explosive growth of the wireless industry, global access to the internet, and the ever increasing demand for high speed data communication are spurring us toward rapid developments in communication technology. Wireless communication plays an essential role in this transformation to the next generation of communication system. Cellular phones, pagers, wireless local area networks, global positioning system (GPS) handhelds, and short-range data communication devices employing Bluetooth and ultra wideband technologies are all examples of portable wireless communication devices. Nowadays, driven by insatiable commercial demand for low cost and low power multi-standard portable devices, RF designers are urged to develop new methodologies that allow the design of such products [4].

An irreplaceable component of any RF receiver is the front-end low-noise amplifier (LNA). As the first

active building block in the receiver front-end, the LNA should provide considerable gain while minimizing the noise introduced to the system. Figure-1 depicts the simplified structure of an RF receiver [6].




Figure:-1 - Block diagram of a simplified RF receiver where almost any two of six parameters trade with each other to some extent. The radio frequency signal received at the antenna is weak. Therefore, an amplifier with a high gain and good noise performance is needed to amplify this signal before it can be fed to other parts of the receiver. Such an amplifier is referred to as a Low Noise Amplifier and

forms an essential component of any RF integrated circuit receiver. The total noise performance of the receiver depends on the Gain and Noise Figure of the LNA. The trade-offs involved in the design of such circuits can be summarized in the "RF design hexagon" shown in Figure-2.




Figure:-2 RF Design Hexagon

**II. TARGET SPECIFICATIONS**

For the designing of a low noise amplifier (LNA) it seems appropriate to establish what the target specifications are. This is done in terms of a number of various parameters.

**1. Noise Performance**

The fundamental noise performance parameter is the Noise Factor (F), which is defined as the ratio of the total output noise power to the output noise due to input source. If the Noise Factor is expressed in decibels it is called the Noise Figure (NF). Another related and often talked about parameter in RF applications is the Signal-to-Noise Ratio (SNR), which is the ratio of the signal power and the noise power

$$NF = 10 \log F$$

$$SNR = P_{\text{signal}} / P_{\text{noise}}$$

$$F = (P_{si} / P_{Ni}) / (P_{so} / P_{No}) = 1 + T_e / T_s$$

**2. S-Parameters**

To represent a two-port network at microwave frequencies, scattering parameters (Sparameters) can be used. S-parameters themselves (S11, S12, S21, S22) represent reflection and transmission coefficients of the two-port under certain "matched" conditions.

$$S_{11} = b_1(l_1) / a_1(l_1) \text{ and } a_2(l_2) = 0 \text{ (input reflection coefficient; output port matched)}$$

$$S_{21} = b_2(l_2) / a_1(l_1) \text{ and } a_2(l_2) = 0 \text{ (forward transmission coefficient; output port matched)}$$

$$S_{22} = b_2(l_2) / a_2(l_2) \text{ and } a_1(l_1) = 0 \text{ (input reflection coefficient; input port matched)}$$

$$S_{12} = b_1(l_1) / a_2(l_2) \text{ and } a_1(l_1) = 0 \text{ (reverse transmission coefficient; input port matched)}$$

**3. Gain**

The gain of the device is its ability to amplify the amplitude or the power of the input signal. It is defined as the ratio of the output to the input signal and is often referred to in terms of decibels.

$$\text{Voltage gain} = 20 (V_{out} / V_{in})$$

Power gain is generally defined as the ratio of the power actually delivered to the load to the power actually delivered by the source.

**4. Stability**

In the presence of feedback paths from the output to the input, the circuit might become unstable for certain combinations of source and load impedances. An LNA design that is normally stable might oscillate at the extremes of the manufacturing or voltage variations, and perhaps at unexpectedly high or low frequencies. The stability factor is given as in Equation

$$K = \{1 + |\Delta|^2 - |S_{11}|^2 - |S_{22}|^2\} / \{2 |S_{11}| |S_{22}|\}$$

$$\Delta = S_{11}S_{22} - S_{12}S_{21}$$

When  $K > 1$  and  $\Delta < 1$ , the circuit is unconditionally stable.

**5. Design Target**

Based on the preliminary studies of LNA, the design target for low noise amplifier is specified in the Table-1.

Parameter	Specification	
	Single-ended LNA	Units
Frequency	1.575	GHz
Noise Figure	< 3	dB
Power	>10	dB
Gain(S21)		
S11	<-10	dB
S12	<-10	dB
Power consumption	5-10	mW
Source/load impedance	50	Ohm
Power supply	1.8	V
Current	<5	mA
Technology	CMOS	0.18 μm

Table:-1 -LNA specifications design target.

**III. SINGLE-ENDED LNA DESIGN**

The topology chosen is a single-ended LNA. It employs inductive source degeneration (inductor  $L_s$  connected to the source of transistor M1). This method has the advantage that one has a greater

control over the value of the real part of the input impedance through the choice of inductance. Cascoding transistor M2 is used to reduce the interaction of the tuned output with the tuned input. The RF input is coupled to the gate of the amplifier by the coupling capacitance C0. Transistor M3 is the biasing transistor and forms a current mirror with transistor M1. The width of M3 is kept a small fraction of the width of M1 to minimize the power overhead of the bias circuit. Output Inductor,  $L_d$  resonates with output load to maximize output power transfer and gain at resonance frequency. The width of the cascoded transistor must be sized to trade-off common source gain reduction and increase of parasitic source capacitance of M2 (both are consequence of a wider M2). Cascode transistor helps to reduce S21 and reduce  $C_{gd1}$  Miller effect.  $R_{bias}$  is large enough so that its equivalent current noise is small enough to be ignored.  $L_g$  is used to set the resonant frequency.

#### BASIC STEPS AND CALCULATION

The design procedure followed by me for the design of single-ended LNA is Power optimization based. The input impedance for the single stage LNA design is:

$$R_{in} = R_g + (L_s * g_m) / C_{gs} + j(\omega L_s - 1 / \omega C_{gs})$$

It can be written as,

$$R_{in} = R_g + R_G + j(X_{L_s} - X_{C_{gs}})$$

Where,

$$R_a = (L_s * g_m) / C_{gs}$$

Therefore, the impedance of the MOSFET without feedback is:

$$R_{in} = R_g - jX_{CGS} \rightarrow R_{in} = -jX_{CGS}$$

Adding series feedback adds the  $R_a + jX_{L_s}$  term to the original input impedance. Additionally, another inductor is added in series with the gate  $L_g$  that is selected to resonate with the  $C_{gs}$  Capacitor. The Input resistance ( $R_{in}$ ) achieved is:  $R_{in} = (L_s * g_m) / C_{gs}$ . Where  $R_{in}$  may be say 50 ohms.  $L_g$  is designed so that at the resonant frequency it cancels out  $C_{gs}$  i.e  $j(\omega L_s - 1 / \omega C_{gs})$ . In most LNA designs the value of  $L_s$  is picked and the values of  $g_m$  and  $C_{gs}$  are calculated to give the required  $R_{in}$ . The design steps followed by me for the design of single-ended low noise amplifier are given below:

**1. Find the optimum device width:** The optimal value of Q in case of power optimization technique is:

$$Q_{L,opt,PD} = |C| (5\gamma/\delta) [1 + (3/|C|)] * (1 + \delta/5\gamma)$$

$$= 3.9$$

Where,  $\gamma = 2$ ,  $\delta = 4$ ,  $\alpha = .85$ . The equation for the device (M1) width is

$$W_{M1,t,PD} = 3 / 2 C_{ox} L Q_{L,opt,PD} R_S \omega_0$$

The operating frequency ( $f_0$ ) is 1.575GHz and  $\omega_0 = 2\pi * 3.14 * 1.575G = 9.891Grps$ . The value of  $R_S$  is 50Ω.

For 0.18 μm technology,

$$\mu_n = 332.1 \text{ cm}^2/\text{v/s}, C_{ox} = 8.221 \times 10^{-15} \text{ F}/\mu\text{m}^2,$$

$$\mu_n C_{ox} = 273.03 \mu\text{m}, L = 0.18 \mu\text{m},$$

$$\text{So, } W_{M1,t,PD} = 525.56 \mu\text{m}.$$

#### 2. Find CGS(Gate-Source capacitance):

We know,

$$C_{gs1} = (2/3) * C_{ox} * W_{M1} * L_{min}$$

$$\text{So, } C_{gs1} = (2/3) * 8.221 * 10^{-15} * 525.56 * 0.18$$

$$= 0.518 \text{ PF}$$

#### 3. Find the device transconductance ( $g_{M1}$ )

$$g_{M1} = \sqrt{2} * \mu_n * C_0 * (W/L) M_1 * I_{D,M1}$$

I take  $I_{DM1} = 5 \text{ mA}$ .

$$\text{So, } g_{M1} = 89.27 \text{ mA/V}.$$

#### 4. Find the transistor unity gain frequency ( $\omega_T$ )

$$\omega_T = g_{M1} / C_{gs1}$$

$$= 172.336 \text{ Grps}$$

**5. Expected noise figure  $F_{min}$ :** The expected noise figure can be computed by below formula:

$$F_{min} \approx 1 + 2.4(\gamma/\alpha) * (\omega_0/\omega_T) \geq 1 + 1.62(\omega_0/\omega_T)$$

Where,  $\gamma = 2$  and  $\alpha = 1$

$$\text{So, } F_{min} \approx 0.3858 \text{ dB}$$

When ID increase then  $\omega_T$  increase and NF decreases at the expense of more power.

#### 6. Starting value of Degeneration Inductor $L_S$ :

The value of this inductor is fairly arbitrary but is ultimately limited on the maximum size of inductance allowed by the technology, which is typically about 10nH.

$$R_S = g_m * L_S / C_{gs} = \omega_T L_S$$

$$\text{So, } L_S = R_S / \omega_T$$

$$= 0.29 \text{ nH}.$$

#### 7. Evaluation of $L_g$ :

We know,

$$L_g = 1 / (\omega_0^2 * C_{gs}) - L_s$$

$$\text{So, } L_g = 19.7 \text{ nH}.$$

#### 8. Evaluation of $L_d$ :

Here the value of  $C_L = 1 \text{ pF}$

$$L_d = 1 / (\omega_0^2 * C_L)$$

$$\text{So, } L_d = 10.22 \text{ nH}.$$

**9. Width of transistors:** Size of M3 is chosen to minimize power consumption. So  $W_{M3} = 60 \mu\text{m}$ . size of  $M1 = M2$ , So that they can have shared drain area. It can reduce the impedance looking into gate and drain of M1 degrading the input match and noise performance, so both transistors sizes are to made equal. Transistor M2 is used to reduce the miller effect.

**10. Value of bias resistor:**

Rbias must be large enough so that it's equivalent current noise can be neglected. So,

$$R_{bias} = 2K\Omega.$$

**11. Calculation of power dissipation (Pd) :**

We know,  $P_d = V_{dd} * I_D$

So,  $P_d = 1.8 * 5 * 10^{-3} = 9 \text{ mW}$ .

**IV. SCHEMATIC AND SIMULATION RESULTS:**

Using the library TSMC\_RF\_CMOS for 0.18 $\mu\text{m}$  technology in Advance System Design, the schematic of single ended LNA on ADS schematic editor tool

was created as shown in Figure-3. The simulation includes DC simulation, S-parameter simulation, Pnoise. From DC simulation the power consumption is got. The transistors operation points are optimized from DC simulation. It is important to give the larger gain for LNA design with the optimum operation point.

The various simulation iterations are performed on the proposed LNA circuit to meet design requirements.

**Schematic of single ended LNA:** Figure:-3 shows the schematic of single-ended LNA on Advanced Design System tool.




Figure:-3: Schematic of Single-Ended LNA.




Figure-4(a): S11 plot for Single Ended LNA




Figure-4(e): NFmin plot for Single Ended LNA




Figure-4(b): S21 plot for Single Ended LNA.




Figure-4(f): NF plot for Single Ended LNA




Figure-4(c): S12 plot for Single Ended LNA




Figure-4(d) S22 plot for Single Ended LNA

The simulation results of single-ended LNA achieved at the typical process are summarized in the Table-2.

Performance Parameter	Value	Unit
Noise Figure (NFmin)	0.68	dB
Noise Figure (NF)	1.092	dB
Power Gain (S21)	25	dB
S22	-1	dB
S11	-12	dB
S12	-29	dB
ID	5	mA
Power consumption	9	mW

Table-2: Performance parameters of the Single Ended LNA (RF frequency 1.575GHz)

**V.CONCLUSION:**

This work is an effort towards rigorous comparative analysis with an aim to design a low noise RF amplifier with a high figure of merit. The target specifications at the start of the design having 1.575 GHz operating frequency, gain of more than 15dB and maximum noise figure 3dB. The corresponding values obtained by simulating Single Ended LNA topologies have been reported and it was found that the design using Single Ended LNA topologie approximated the target specifications reasonably well. This circuit simulate on the Advanced Design System and saw the resule of the S-parameters, Gain and Noise Figure.

**Acknowledgements:**

It is my great pleasures to express gratitude to the people who have been instrumental in the successful completion of this work. First I would like to convey my sincere thanks to my guide Prof. Hasmukh Koringa, GEC Rajkot and Prof. Deepak Parashar, GCET for his exemplary guidance, monitor and constant encouragement throughout the course of this work.

**REFERENCES:**

- [1] P. Sivonen, S. Kangasmaa, and A. Pärssinen : "A SiGe RF Front-End with On- Chip VCO for a GPS Receiver", European Solid-State Circuits Conference, pp. 435-438, Florence, Italy, Sep. 2002. © 2002 IEEE
- [2] Pranav C Pattewar and K.B.Khanchandani:"Performance Comparison of Various Low Noise-High Speed Amplifier Topologies for GPS Applications" , Feb-2014
- [3] F. Svelto, S. Deantoni, G. Montagna, R. Castello : "An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Application".
- [4] Somesh Kumar, Dr. Ravi Kumar: " A 1.8V and 2GHz Inductively Degenerated CMOS Low Noise Amplifier", International Journal of Electronics Communication and Computer Technology (IJECCCT) Volume 2 Issue 4 (July 2012)
- [5] R.K.Lamba, C.H.Vithalani: "RF CMOS Low Noise Amplifier Design-A Case Study", I.J. Wireless and Microwave Technologies, 2014, 5, 14-24 Published Online November 2014 in MECS.
- [6] Reza Molavi: "ON THE DESIGN OF WIDEBAND CMOS LOW-NOISE AMPLIFIERS", B.A.Sc., Sharif University of Technology, 2003
- [7] Xiao Feng Dong, Craig Jin, André van Schaik : "A Low Noise Amplifier Optimized for a GPS Receiver RF Front End", Computing and Audio Research Lab
- [8] M. Isikhan and A. Richter : " CMOS low noise amplifiers for 1.575 GHz GPS applications", IMMS gGmbH, Erfurt, Germany.
- [9] Wei Jin, Weidong Liu, Chaohe Hai, Philip C. H. Chan, and Chenming Hu: "Noise Modeling and Characterization for 1.5-V 1.8-GHz SOI Low-Noise Amplifier, IEEE TRANSACTIONS ON ELECTRON DEVICES", VOL. 48, NO. 4, APRIL 2001.
- [10] Zhicheng Lin, Pui-In Mak, and Rui P. Martins: "A 2.4 GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse Blixer + Hybrid Filter Topology in 65 nm CMOS", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 49, NO. 6, JUNE 2014.
- [11] J. Borremans, P. Wambacq, G. Van der Plas, Y. Rolain, M. Kuijk, Leuven: "A Bondpad-Size Narrowband LNA for Digital CMOS", 2007 IEEE Radio Frequency Integrated Circuits Symposium @2007 IEEE.

**ABOUT AUTHORS****Mr. Nirav Patel:**

He is the PG scholar at G.H.Patel college of Engineering and Technology. He is Pursuing Master in field of Embedded System. He has completed Bacholar degree in the field of Electronics from Birla Vishvakarma Mahavidhyalaya, Vallabh Vidhyanagar, India.

**Prof. Hasmukh Koringa:**

He is working as assistant professor at Government engineering college, Rajkot. He area of interest is ASIC design and VLSI design.

**Prof. Deepak Parashar:**

He is working as assistant professor at G.H.Patel college of Engineering and Technology. He area of interest is VLSI design.